


PAGE	TITLE
01	BLOCK DIAGRAM
02	CLOCK DISTRIBUTION
03	CPU DDI/EDP
04	CPU DDR4 A
05	CPU DDR4 B
06	CPU DMI/PEG
07	CPU MISC
08	CPU VSS
09	CPU POWER1
10	CPU POWER2
11	Thunderbolt
12	TPS65982/TYPE-C
13	Thunderbolt HDMI redriver
14	Thunderbolt DP redriver
15	xxxThunderbolt
16	DDR4 SO-DIMM0
17	DDR4 SO-DIMM1
18	DDR4 TERMINATION A&B
19	xxxxxxxxxxxxxxxxxxxxxxxxxxxx
20	PCH DMI PCIE USB SATA 1-8
21	PCH SATA/PCIE 2-8
22	PCH ESPI/SPI/FAN/HOST 3-8
23	PCH AUDIO/CL/I2C/UARF 4-8
24	PCH SML/I2C/MISC 5-8
25	PCH CLOCK 6-8
26	PCH VCC/PLL 7-8/RTC
27-28	PCH VSS 8-8
29	xxxCLK
30	EC ITE8587
31	KB/TP/SPI ROM
32	xxxREST IC
33	LAN E2400
34	RJ45 CONNECTOR
35	xxxLAN
36	AUDIO CODEC ALC255
37	AUDIO AMP ALC1001
38	xxxAUDIO
39	xxxAUDIO
40	xxxCB /EXC
41	xxxCB /EXC
42	xxxCB /EXC
43	WEB CAM/3D CAM
44	DEBUG CON
45	EDP/DMIC/TS/LGF
46	DP Multiplexer
47	xxxDVI/DP
48	HDMI OUT
49	xxxHDMI
50	FAN/THERMAL
51	SATA/ODD/SSD CONNECTOR
52	USB CHARGE IC
53	NGFF WLAN
54	xxxBAR
55	USB 3.0 CONNECTOR
56	PWR BOARD CON
57	GPU POWER Discharge
58	G-SENSOR
59	xxxGPS
60-63	BAT CON AC CON/ BOARD ID/ TMP
64	xxxxxxxxxxxxxxxxxxxxxxxxxxxx
65	xxxME
66	xxxESA
67	IO Board/USB SD AUDIO
68	xxxGHS
69	Screw hole
70	N16E-GX PCIE
71	N16E-GX Buffer A
72	N16E-GX DACaand XTAL
73	N16E-GX Multi-use IO(MIO)
74	N16E-GX Misc-GPIO I2C_ROM
75	GPU NVVDD, FBVDDQ, and GND
76	DDR3 256M X16bit_TOP1
77	DDR3 256M X16bit_TOP2
78	DDR3 256M X16bit_BOT1
79	DDR3 256M X16bit_BOT2
80	POWER_44e_45W_CORE_GT_SA
81	POWER_SYSTEM
82	POWER +1.0VSUS
83	POWER_DDR & VTT
84	POWER +1.5VS
85	POWER_XXX
86	POWER_XXX
87	POWER_VGA_VCORE
88	POWER_CHARGER
89	POWER +FBVDDQ
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_VCCIO
95	POWER +2.5V
96	POWER 1.05V_VGA
97	POWER_FLOWCHART
98	POWER_HISTORY

Gaming (Skylake-H)

Revision_1.00_2015/03/10





Note:
Default component footprint is
SMD 0402, Y5V, 5% type.
Difference footprint show on schematics.
Property: BOM
I = Installed Part.
NI = Not Installed Part.
PROTO = PROTO Phase Only.
VP = Virtual Part.
NOBOM = Symbol only.
VP = Virtual Part.

I2C_Port	Module	DEVICE	7-bit addr
I2C_0	TOUCH PAD		0X2C
I2C_1	TOUCH PANEL		
SMBUS	DDR Channel A(CON1600)		
	DDR Channel A(CON1601)		
	DDR Channel B(CON1700)		
	DDR Channel B(CON1701)		
	Resistance Detector	SV3S700A	0X73
SMBUS0 (EC)	BATTERY		0X0B
	CHARGE IC	BQ24735RGRR	0X09
SMBUS1 (EC)	G-SENSOR	BMA250E	0X1D
	THERMAL-SENSOR	G781P8F	0X4C
	LED DRIVER	TLC59116IPWR	0X68
	GPU	N16E-GX	0X4B

<Variant Name>

PEGATRON		Title : I2C MAP	
Pegatron Corp.		Engineer: Leon_Lu	
Size A3	Project Name P5NCN/P7NCN MAIN BOARD		Rev A00
Date: Monday, September 07, 2015	Sheet 2 of A02		






PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU_DDR4_A

Pegatron Corp. Engineer: Leon_Lu

Size A3 Project Name P5NCN/P7NCN MAIN BOARD Rev A1.0

Date: Monday, September 07, 2016 Sheet 4 of 108



A





D


C

B

A










CFG0: Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150k Ω , 3.3V I/O.
L: default, automatic EQ enable & AUX interception enable
H: automatic EQ disable & AUX interception enable
M: automatic EQ disable & AUX interception disable, no pre-emphasis,

Configuration pin for auto test and input offset cancellation, 3.3V I/O, internal pull up at ~150k Ω
In Pin Control Mode,
H: default, auto CTS test disable & input offset cancellation enable
L: auto CTS test enable & input offset cancellation enable
M: auto CTS test disable & input offset cancellation disable
In I2C Control Mode,
H: default, AUX/DDC path is on
M: reserved
L: reserved


FEQ: programmable input equalization levels; Internal pull down at ~150k Ω , 3.3V I/O.
L: default, LEQ, compensate channel loss up to 12dB @ HBR2
H: HEQ, compensate channel loss up to 15dB @ HBR2
M: LLEQ, compensate channel loss up to 5dB @ HBR2








Need to check SODIMM DDR4 Termination Cap.



- NOTE:**
Place those cap close to CH A DIMM
- NOTE:**
Place those cap close to CH B DIMM
- NOTE:**
Place those cap close to CH A DIMM
- NOTE:**
Place those cap close to CH B DIMM




DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
		Placeholder	1x 10 μ F (0603)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 22 μ F (0402)	

NOTE:

PCH EDS 0.7



U2000A


DMI

USB2.0



NOTE:

Lynx Point: USB2[0:13]

Sunrise Point PCH-H: USB2[1:14]



USB3.0



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCH_DMI/PCIE

Pegatron Corp. Engineer: Leon_Lu

Size A3 Project Name P5NCN/P7NCN MAIN BOARD Rev A1.0

Date: Monday, September 07, 2015 Sheet 20 of 108

PAGATRON DT-MB RESTRICTED SECRET		
PAGATRON		Title : <u>PCH_ESPI/SPIFAN/HOST</u>
Pegatron Corp.		Engineer: <u>Leon_Lu</u>
Size A2	Project Name PSNCN/P7NCN MAIN BOARD	Rev A1.0
Date: <u>Monday, September 07, 2015</u>	Sheet <u>22</u> of <u>108</u>	


```

D GPP_B22/GSPI1_MOSI
Offset 3410h:Bit 10
0: SPI
1: LPC

```

GSPI is not the same as SPI
It's used mainly for sensor


NOTE:
GSPi0 MOSI/GPP B18

```
0 = Disable "No Reboot" mode.
1 = Enable "No Reboot" mode
(PCH will disable the TCO Timer system reboot feature).
```

HP PCA spec request probe points

- 1.DRAM_RESET# used on DDR3L, DDR4. Not applicable to LPDDR3
- 2.Check PCA spec if we need isolation CKT
since DRAM_RESET# is changed from SHB processor to SKL PCH assertion
- 3.Also be careful while changing push-pull to OD
4. PU 475ohm on Zumba Beach CRB 0.5

PCH_PWROK and VCCST_PWRGD have the same timing




NOTE:


CRB: 2.71Kohm

Refer to GND; NOT near switching noise; spacing 3x
Add a GND shield(Width>4 mils)


between XCLK_BIASREF and adjacent IO signals

**NOTE:**

RVP 10 CRB 0.5 use 30.1K ohm on RTCRST#

**NOTE:**


Be careful on RTC crystal(routing and test point) on AiO
Instead of DIP to SMD if possible
Reduce trace length mismatch between RTCX1 & RTCX2
Do NOT route High Speed or GPIO(tie to header/connector) near X'tal region

CLOCK

Rev 0.9

NOTE:

Check 24MHz crystal spec



PEGATRON DT-MB RESTRICTED SECRET



PEGATRON Title : PCH_CLOCK

Pegatron Corp. Engineer: Leon_Lu





Size	Project Name	Rev
A3	P5NCN/P7NCN MAIN BOARD	A1.0
Date:	Monday, September 07, 2015	Sheet 25 of 108

Add 2x 22uF(instead of 47uF) 0603 caps
on 3.3V/1.8V/1.0V plane at PCH
Check 22uF qty on power CKT

Check real GPIO implementation to decide VccGPIO rail is 3.3V or 1.8V




NOTE:
Place to U3.U21
PDG request 22uF 0805

[illegible]

NOTE:
Add 2x 22uF (instead of 47uF) 0603 caps
on 3.3V/1.8V/1.0V plane at PCH
Check 22uF qty on power CKT

NOTE: 1.8V SPI (with Quad IO) is expensive than 3.3V part.



AD13 $I_{cc(max)}$: 0.007A R2618 1 2 00hm

BA24 $I_{cc(max)}$: 0.195A R2617 1 2 00hm

W15


+3VSUS

C2621 1uF/6.3V

C2622 1uF


GND

NOTE:
Place 1uF near




GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPBCH	1.8V or 3.3V
Primary Well Group C (GPP_C)		
Primary Well Group H (GPP_H)		
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPEF	1.8V or 3.3V
Primary Well Group F (GPP_F)		
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Primary Well Group I (GPP_I)	VCCPRIM_3P3	3.3V
Deep Sleep Well Group (GPD)	VCDDSW_3P3	3.3V


RTC



PEGATRON			Title : RTC
Pegatron Corp.		Engineer: Leon_Lu	
Size A	Project Name P5NCN/P7NCN MAIN BOARD		Rev A1.0
Date: Monday, September 07, 2015		Sheet 28	of 108



SMD Connector side(14pin)	
1	GND
2	+5V5
3	+3V3L18
4	TP_BTHM
5	TP_LED_WTHM
6	TP_LED_RED
7	TP_P32_CLK
8	TP_P32_DAT
9	SNR_DATA_RESUME
10	SNR_CLK_RESUME
11	TP_ATTNG
12	TP_SENSOR
13	TP_BL_EN
14	GND



build

D3104

0.8V/0.2mA

R3162 1

R3161 1


0.01uF

0.01uF


NI

3V/SUS


3V




Keyboard Connector(debug)



KB (Backlight)




SURGE




PEGATRON DT-MB RESTRICTED SECRET
<Variant Name>

PEGATRON		Title :	RJ45 CONN.
Pegatron Corp.		Engineer:	Leon_Lu
Size A4	Project Name P5NCN/P7NCN MAIN BOARD	Rev A1.0	
Date: Monday, September 07, 2015		Sheet	34 of 108

ALC255 CODEC




AUDIO AMPLIFIER



Output Gain Table

R1	R1	R1	R1	Gain(Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB

SPEAKER CONN.



1	TP_D-	USB Data- for Touch
2	TP_D+	USB Data+ for Touch
3	GND	Ground-Shield
4	V_TSP	Touch panel power supply (5V)
5	V_TSP	Touch panel power supply (5V)
6	TP_BN	Reserve for Touch function enable
7	TP_CLK	I2C Clock for Touch (INC for USB Input)
8	TP_Data	I2C Clock for Touch (INC for USB Input)
9	INT	Interrupt for Touch (INC for USB Input)
10	RST	Reset for Touch (INC for USB Input)

Pin	Module Signal	Type	AWG
1	Common Ground	Micro-Coax	40
2	USB3 TX-	Micro-Coax	40
3	USB3 TX+	Micro-Coax	40
4	Common Ground	Micro-coax	40
5	USB3 RX-	Micro-Coax	40
6	USB3 RX+	Micro-Coax	40
7	Common Ground	Wire	36
8	Firmware Recovery	Wire (Default High)	36
9	5V (0.3A)	Wire	36
10	5V (0.3A)	Wire	36

<Variant Name>

PEGATRON

Title : WEB CAM/3D CAM

Pegatron Corp.

Engineer: Leon_Lu

Size
B


Project Name
P5NCN/P7NCN MAIN BOARD

Rev
A1.0



Date: Monday, September 07, 2015

Sheet 43 of 108


LPC DEBUG SMD



INTEL CPU XDP DEBUG PORT




NOTE: PREQ# and PRDY#
MUST be routed in this order: Debug Port -> CPU -> PCH-H.




NOTE:
Check HOOK3 is sourced from SPI_MOSI or VRM_PWRGD?
Check HOOK6 is sourced from ITP_MODE or PLTRST_CPU#?


NOTE:
XDP_PRESENT#(PIN 60) to enable +1V_ST for Sx debug purpose

NOTE:
Place SPI_IO2 0 ohm near PCH





Place those AC Caps near to HDMI connector.



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : HDMI OUT



Project Name: P5NCN/P7NCN MAIN BOARD

Size: A2

Date: Monday, September 07, 2010

Sheet 48 of 108


C build




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title :	FAN/THERMAL
Pegatron Corp.		Engineer :	Leon_Lu
Size	Project Name	Rev	
A3	P5NCN/P7NCN MAIN BOARD	A1.0	
Date:	Monday, September 07, 2015	Sheet	50 of 108


SATA HDD





PCIE & SATA SSD



SATA ODD & 3' TH FAN



SATA SSD



STATUS#, FAULT#, ILIM_LO, ILIM_HI Voltage: -0.3 to 7v.
STATUS#, FAULT# Continuous output sink current:25mA.
ILIM_LO, ILIM_HI Continuous output source current: Internally limited.




Table 2. Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Status Output	Notice
0	1	0	0	SDP1	ILIM_LO	OFF	Data lines connected
0	1	0	1	SDP1	ILIM_HI	OFF	
0	1	1	0	DCP_Auto	ILIM_LO	OFF	Data lines disconnected
0	1	1	1	DCP_Auto	ILIM_HI	DCP	Data lines disconnected Load Detect function active

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **USB CHARGE IC**

Pegatron Corp. Engineer: **Leon_Lu**

Size A4	Project Name P5NCN/P7NCN MAIN BOARD	Rev A1.0
------------	---	-------------



Date: **Monday, September 07, 2015** Sheet **52** of **108**

WLAN



+3P3V MINI1
Imax=2A /TDC=1.4A

Vdroop: $1.4A \times 65m\Omega = 91mV > 3.3 \times 0.95$




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : NGFF_WLAN


Pegatron Corp. Engineer: Leon_Lu

Size A3 Project Name P55CN/P7NCN MAIN BOARD Rev A1.0

Date: Monday, September 07, 2015 Sheet 53 of 108




MB Connector side(26Pin)	
1	GND
2	MCK_BUTTON6
3	MCK_LED_B
4	MCK_LED_G
5	MCK_LED_R
6	MCK_BUTTON5
7	MCK_LED5
8	MCK_BUTTON4
9	MCK_LED4
10	MCK_BUTTON3
11	MCK_LED3
12	MCK_BUTTON2
13	MCK_LED2
14	MCK_BUTTON1
15	MCK_LED1
16	PWRBTN#
17	PWR_LED
18	+3V3 PWR Board
19	+5V PWR Board
20	+3VA PWR Board
21	GND
22	CHG_LED_RED
23	CHG_LED_YELLOW
24	PCH_SATALED#
25	LID_SW#
26	GND



<Variant Name>

PEGATRON		Title : PWR BOARD CON	
Pegatron Corp.		Engineer: Leon_Lu	
Size A	Project Name P5NCN/P7NCN MAIN BOARD	Rev A1.0	
Date: Monday, September 07, 2015	Sheet 56	of 108	


NV GPU POWER DISCHARGE



PEGATRON DT-MB RESTRICTED SECRET
<Variant Name>

PEGATRON		Title : GPU PWR discharge	
Pegatron Corp.		Engineer: Leon_Lu	
Size A4	Project Name P5NCN/P7NCN MAIN BOARD		Rev A1.0
Date: Monday, September 07, 2015		Sheet 57	of 108


G-sensor




<Variant Name>

PEGATRON		Title :	G-sensor
Pegatron Corp.		Engineer:	Leon_Lu
Size	Project Name		Rev
A4	P5NCN/P7NCN MAIN BOARD		A1.0
Date: Monday, September 07, 2015		Sheet	58 of 108



BATTERY CONNECTOR



AC IN CONNECTOR




PEGATRON			Title :	BATT CON/AC IN
Pegatron Corp.			Engineer:	Leon_Lu
Size	Project Name		Rev	
A	P5NCN/P7NCN MAIN BOARD		A1.0	
Date:	Monday, September 07, 2015		Sheet	60 of 108




	ID2	ID1	ID0
1.0	0	0	0
1.1	0	0	1
1.2	0	0	1
1.3	0	1	0
1.4	0	1	1
1.5/1.6	1	0	0
1.5/1.6 C8	1	0	1
2	1	1	0

NPCT650



<Variant Name>

PEGATRON			Title : TPM	
Pegatron Corp.			Engineer: Leon_Lu	
Size	Project Name			Rev
A4	P5NCN/P7NCN MAIN BOARD			A1.0
Date: Monday, September 07, 2015		Sheet 62 of 108		



MB Connector side(40pin)	
40	GND
39	GND
38	USB3 DB TXP1
37	USB3 DB TXN1
36	GND
35	USB3 DB RXP1
34	USB3 DB RXN1
33	GND
32	USB DB PN1 R
31	USB DB PP1 R
30	GND
29	USB3 DB TXP2
28	USB3 DB TXN2
27	GND
26	USB3 DB RXP2
25	USB3 DB RXN2
24	GND
23	USB DB PN2 R
22	USB DB PP2 R
21	GND
20	USB EN#/EN
19	USB OC#
18	HPOUT1 JD MIC
17	LINE1 R
16	LINE1 L
15	AGND
14	HPOUT1 R JACK
13	HPOUT1 L JACK
12	HPOUT1 JD AUDIO
11	GND
10	SD_SS RX+
9	SD_SS RX-
8	GND
7	SD_SS TX+
6	SD_SS TX-
5	GND
4	SD DP
3	SD DM
2	GND
1	GND

MB Connector side(5pin)	
1	+3VS_DB
2	+3VS_DB
3	+5V POWER
4	+5V POWER
5	+5V POWER










PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **IO BOARD CON**

Pegatron Corp. Engineer: **Leon_Lu**

Size A4	Project Name P5NCN/P7NCN MAIN BOARD	Rev A1.0
------------	---	-------------


Date: **Monday, September 07, 2015** Sheet **67** of **108**




R1.01-2012/09/26:add C9972 220pf "NI" for GPU "PCIE_RST#"
R1.01-2012/09/28: For GPU PCIE_WAKE#,Add NR132 0ohm for switch.




PEGATRON			Title : NVDAIPCIE
Pegatron Corp.			Engineer: Allens_Hsu
Size	Project Name		
D	P5NCN/P7NCN MAIN BOARD		Rev A1.0
Date: Monday, September 07, 2015		Sheet 70	of 104



Power/Decoupling: +NVVDD,3V3_NV,GRND,and Optional








```

ROM_SI RAM CONFIG
Hynix (H5GC4H24AJR) 128Mx32 -> ram_cfg = 0x8      4.99K FU
Samsung 128Mx32 -> ram_cfg = 0x3                    20K PD

```












Figure 1 shows three schematic diagrams of proposed 10-bit DACs. Diagram (a) is a 10-bit DAC with 10 stages of current sources and 10-bit DACs. It features a 10-bit DAC with 10 stages of current sources and 10-bit DACs. Diagram (b) is a 10-bit DAC with 10 stages of current sources and 10-bit DACs. It features a 10-bit DAC with 10 stages of current sources and 10-bit DACs. Diagram (c) is a 10-bit DAC with 10 stages of current sources and 10-bit DACs. It features a 10-bit DAC with 10 stages of current sources and 10-bit DACs.






+5V0 & +3V0 POWER SUPPLY







DDR & VTT POWER SUPPLY




1.5V POWER SUPPLY




PEGATRON		Title :	USB CHARGE IC
Pegatron Corp.		Engineer:	Shrek_Tseng
Size B	Project Name IPPSL-CD		Rev A00
Date: Monday, September 07, 2015		Sheet	84 of 108




PEGATRON		Title : USB CHARGE IC	
Pegatron Corp.		Engineer: Shrek_Tseng	
Size	Project Name	IPPSL-CD	Rev
Custom			A00
Date: Monday, September 07, 2015		Sheet	85 of 108



VGA_CORE POWER SUPPLY




BATTERY CHARGER




Charger Vendor	TI
Charger P/N	BQ24735RGRR
Support Hybrid Boost?	YES
Adapter capacity	180W
Active/Release Point (Hybrid Boost)	Active - 163.7W Release - 142.3W
Enable condition Disable condition	RSOC>40% RSOC<30%

+FBVDDQ POWER SUPPLY





```
( 1 Phase )
TDC                :20A
Frequency           :305KHz
PWR Cap.            :940uF
EE Cap.             :139.5uF
Total Cap.          :1079.5uF
ESR                 :3mOHM
```

BATTERY IN DETECT




SUSC#_PWR POWER

SUSC#_PWR POWER




SUSB#_PWR POWER Control


DSC_VGA_PWR POWER Control



SUSC#_PWR POWER Control





EE still need a charge pump circuit for control usage



PEGATRON Title : USB CHARGE IC			
Pegatron Corp.		Engineer: Shrek_Tseng	
Size	Project Name	Rev	
Custom	IPPSL-CD	A00	
Date: Monday, September 07, 2015		Sheet 91 of 108	


POWER GOOD DETECTOR



PEGATRON		Title : USB CHARGE IC	
Pegatron Corp.		Engineer: Shrek_Tseng	
Size	Project Name	Rev	
Custom	IPPSL-CD	A00	
Date: Monday, September 07, 2015		Sheet 92 of 108	




FOR POWER TEST




PEGATRON		Title : USB CHARGE IC	
Pegatron Corp.		Engineer: Shrek_Tseng	
Size Custom	Project Name IPPSL-CD		Rev A00
Date: Monday, September 07, 2015		Sheet	93 of 108

+2.5V POWER SUPPLY




PEGATRON		Title : USB CHARGE IC	
Pegatron Corp.		Engineer: Shrek Tseng	
Size Custom	Project Name IPPSL-CD	Rev A00	
Date: Monday, September 07, 2015		Sheet 95 of 108	


0.184A
+AC_BAT_SYS




Power On Sequence Diagram G3-S0 R0.1(non-Deep Sx)






Intel SharkBay and DSW supported




[illegible]





10mA


Portrait Microphone 1 - Left Channel




<Variant Name>

PEGATRON		Title :	D-MIC L BOARD.	
Pegatron Corp.		Engineer:	<i>Aliens_Hsu</i>	
Size A	Project Name IP5NCN/P7NCN DB			Rev A00
Date: Monday, September 07, 2015		Sheet	105	of 108








LED To Pwer Board




Power Board To MB




Macor Key to power Board



<Variant Name>			
PEGATRON		Title : POWER BOARD.	
Pegatron Corp.		Engineer: Aliens_Hsu	
Size B	Project Name IP5NCN/P7NCN DB		Rev A00
Date: Monday, September 07, 2015		Sheet 107 of 108	





Power On Sequence G3-S0 R0.1 (non-Deep Sx)

